ABSTRACT There has been increased usage of modular multilevel converters (MMCs) in the medium-voltage traction drives for increased efficiency and reduced switching losses. One of the disadvantages of utilizing the conventional nearest level modulation (NLM) scheme is the poor performance of output voltage distortion and dynamic response. The control design of low-frequency ratio for the MMC system with a small number of power modules should, therefore, be considered due to the industrial operation requirements. This paper focuses on the voltage state switching mechanism of a discrete-time low-frequency-ratio NLM strategy. A five-segment voltage state allocation guideline based on voltage state smooth transition is analyzed in the discrete-time domain. The proposed strategy features a linearly synthesized output voltage by means of simple arithmetic calculations to determine the switching sequences and the duration times. The overall strategy benefits from reduced dv/dt in the rising/falling edges of the output voltage and the unnecessary switching actions are highly constrained. The simulation analysis and the experimental results validate the proposed modulation strategy and establish its effectiveness.
I. INTRODUCTION
The modular multilevel converters (MMCs) have become attractive power electronic topologies [1] - [5] for high-power medium-voltage drive applications [6] , [7] as they offer several strong points such as flexible control, high extendibility and low harmonic contents. The modulation strategy is one of the core technologies of MMCs, and is an important guarantee for the MMC to achieve high performance. The quality of the modulation strategy directly affects the converter losses and the output voltage harmonic characteristics.
Traditional modulation techniques such as carrier phase shifted pulse width modulation (CPS-PWM) [8] , phase disposition pulse width modulation (PD-PWM) [9] , selective harmonic elimination (SHE) [10] , nearest level modulation
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(NLM) [11] have been comprehensive studied. Among them, the NLM is a real-time modulation method, and have some remarkable advantages, such as low switching frequency, small switching loss, easy to implementation, etc [12] . However, in medium-voltage (e.g., 3.8-13.8kV) applications [13] , the number of submodules (SMs) in a single arm is relatively low [14] . Typically, the absolute number of SMs in one arm does not exceed 10. The problems related to output voltage distortion and dynamic response behavior are likely to worsen when adopting the conventional NLM method. This means the existing NLM technique is not suitable for the mediumvoltage MMC with a lower SM number [14] .
In order to ameliorate the performances of the NLM technique, several improvements have been put forward. The 2N + 1 level (N is the number of power cells per arm) NLM method, which can further increase the resolution of voltage level, is presented in [15] and [16] . In this method, the output voltage waveform quality is better than that using the conventional NLM method. In [17] , the area equivalent principle based NLM method has the ability to approximate the reference voltage more accurately. Also, an improved NLM method with increased numbers of the output voltage levels is developed [14] . By inserting a small offset in the reference signals, the proposed NLM method can realize the suppression of the capacitor voltage fluctuations in the specific power factor angle.
With the benefit of high switching frequency [16] , [18] , the discrete-time NLM method [12] , [19] , also called ''submodule unified modulation'' method [20] , [21] can be more effective in reducing the low-order harmonics of the output voltage of MMCs [22] . These discrete-time NLM methods maintain a constant switching pattern over the full modulation index range. As a result, the dv/dt in the rising/falling edges of the output voltage cannot be restricted [23] . A random pulses strategy based NLM method is proposed in [24] . Although this method obtains a flatter spectrum with reduced harmonic spikes, it depends on the rationality of the random number generation.
In high-power medium-voltage drive systems, such as traction drives for electric trains, the maximum switching frequency is usually limited to hundreds of Hz [25] , taking into account the switching loss of switching devices. This requires a careful design of PWM strategy to adapt to the control requirements under low switching frequency. Thus reducing the switching frequency of the modulation strategy becomes the most direct option. However, an excessively low switching frequency will increase the harmonic content in the output currents of MMCs, leading to poor motor performance.
The main contribution of this paper is that a newly proposed discrete-time low-frequency-ratio NLM (DLNLM) strategy is evaluated for MMCs with a small quantity of SMs. The proposed voltage state action sequence of the DLNLM strategy can guarantee a significant reduction of the unnecessary switching actions over the full modulation index range. The minimal dv/dt is also achieved by the optimum control rule of voltage state switching. In order to ensure the voltage balance, a sorting method is integrated into the pulse signal redistribution of the proposed strategy. The proposed modulation strategy has been experimentally tested in a physical prototype.
The paper is organized as follows: Section II introduces the structure and operating principle of the MMC. Section III describes the basic principle of the conventional NLM scheme. Section IV presents the detailed implementation process of the proposed DLNLM strategy. Sections V and VI show the simulation and experimental results, respectively. The conclusions are summarized in Section VII.
II. STRUCTURE AND OPERATING PRINCIPLE OF THE MMC
The topology and SM structure of a three-phase MMC have been reported in [1] , [26] , and [27] , which are shown in Fig. 1 . Each phase of the MMC contains the upper and lower arms, and the three-phase MMC has a total of 6 arms. Each arm is composed of N SMs and a buffer inductor L s in series, where R s is the equivalent arm resistance. The existence of buffer inductors can effectively restrain the interphase circulating currents in normal working mode, and limit the AC impact current to allow the switching device shutting off in failure mode. Here, U d is the DC bus voltage, and the node o represents the zero potential reference point. The symbol i xi represents the x arm current in i phase, where the subscript x = U, or L, the subscript i = a, b, or c. The capital letters U and L are the abbreviations for Upper and Lower, respectively. At the AC side, the phase voltage and phase current of the MMC are v i and i i , respectively. The SM is composed of a single-phase half-bridge converter. The symbol C SM is the capacitance value of a SM capacitor, and v ci,j is the instantaneous voltage of a single SM capacitor, where the subscript j = 1, 2, . . . , 2N .
If the MMC system is working properly, each SM is equivalent to a controllable voltage source, and the SMs are operated in different working states by assigning the appropriate triggering pulses, thus maintaining the normal operation of the MMC system.
According to Kirchhoff's voltage law and Kirchhoff's current law, the phase voltage v i and arm current i Xi are expressed as follows
where V Ui is the upper arm voltage and V Li is the lower arm voltage, i diffi is the internal circulation current flowing through the upper and lower arms at the same time.
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Substituting (2) into (1), the voltage loop equation can be rewritten as follows
The inner electromotive force (EMF) e i , which may also be referred to as ''reference voltage'', is defined by
Then, the arm voltages can be expressed as
Generally, the reference voltage e i is controlled as a sinusoidal waveform
where m is defined as the modulation index, and ϕ is the phase angle of the reference voltage, ω is the fundamental frequency. By virtue of the fact that L is small enough, the voltage drop on the buffer inductor can be neglected for steady-state analysis. Take a-phase as an example, the arm voltages can be approximately expressed as
Note that at any moment the total number of on-state SMs (SMs that being inserted) in the upper and lower arm per phase is equal to N , thus the average value of the capacitor voltages per SM V c is equal to U d /N .
To simplify the analysis, this paper takes a-phase as the analytic target for the following discussion.
III. BASIC PRINCIPLE OF THE CONVENTIONAL NLM METHOD
The essence of the NLM method is that the actual output wave is approximate to the modulated wave in volt-second performance. As the instantaneous value of the modulation wave rises from zero, the number of the on-state SMs in the lower arm is increased, and the number of the on-state SMs in the upper arm is reduced, which causes the output wave to follow the modulation wave. The numbers of SMs required for the upper and lower arms in each switching cycle are where the round(·) function returns the value of a number rounded to the nearest integer. According to (1) and (8), the actual output voltage of MMC under the conventional NLM method is
Fig . 2 shows the operating mechanism of the conventional NLM method for a single-phase five-level MMC. In the range of 0 ∼ θ 1 , the number of SMs in the upper and lower arms is 2, then the output phase voltage v a is equal to 0; within the range of θ 1 ∼ θ 2 , the upper arm inserts one SM into the main circuit, while three SMs in the lower arm are devoted, then v a is equal to V c ; within the range of θ 2 ∼ θ 3 , SMs in the upper arm are switched off, and all the four SMs in the lower arm are inserted into the main circuit, hence v a is equal to 2V c . In the range of θ 3 ∼ θ 4 , the operating principle is exactly the same as that in the range of θ 1 ∼ θ 2 . Similarly, for the range 0 ∼ θ 1 and range θ 4 ∼ π, there are the identical results with regard to the conduction state and the output phase voltage. Likewise, for the range of π ∼ 2π, three voltage levels and five switching states are identified by the similar process.
With reference to (8), the numbers of SMs which need to be switched on are obtained, then the pulse signals of the corresponding SMs are selected according to the directions of the arm currents and the SM capacitor voltages. Finally the triggering signals are obtained.
IV. PROPOSED DLNLM STRATEGY
The analysis shows that the total harmonic distortion (THD) of the conventional NLM method may be affected by the modulation index and voltage level numbers, especially considering a lower SM number. In addition to the works addressed in [20] and [21] , this paper extensively includes an optimum control rule of voltage state switching sequence for the DLNLM strategy. Following the volt-second balance principle, the instantaneous reference voltage e a is synthesized by using the nearest two voltage states in the linear modulation region during each switching period. Thus, for instance, if the reference voltage e a is projected in the range of (0.25U d ∼ 0.5U d ), the nearest two voltage states are V 4 and V 3 .
A. TRAJECTORY SYNTHESIS FOR THE DLNLM
It is worth to note that the rotary voltage vector in a twodimensional space can be equivalent to three independent single-phase voltage trajectories in a one-dimensional axis. The real-time projection value of the single-phase voltage possesses a scalar property, so this trajectory synthesis can be easily extend to the MMC with any number of power modules. By repeating this trajectory synthesis process in the discrete-time domain, the nearest voltage state and corresponding duty cycles are calculated in the abc-coordinate system. This approach significantly reduces the computational burden.
B. IMPLEMENTATION OF THE PROPOSED DLNLM STRATEGY
The flow chart of the DLNLM strategy, as shown in Fig. 4 , has four main steps. Fig. 4 shows the specific implementation process in which the steps start by entering the desired output voltage e a and end by the suitable pulse signals for the MMC.
1) SECTOR MAPPING
The sector mapping realizes the classification of input signals, which is the first step and lays a foundation function of the follow-up work. This step transforms the normalized reference voltage to the projection results expressed in sector variables, as shown in Fig. 4 . The normalized reference voltage of a single-phase MMC is calculated through (10) . Assuming that the MMC is controlled within the linear modulation range, the normalized reference voltaged lies in the range of [-1, 1] . Then, the sector number S, as well as the symbol of the reference voltage sgn can be obtained as the following expressions.
where the function floor(·) rounds the input to the nearest integer less than or equal to that. As a matter of convenience, the concept of ''large'' and ''small'' vectors is imported. For a given section S, the large vector (U 1 ) is defined as the greater one in term of the magnitude between the two nearest voltage states, and it is the same way to define the small vector as U 2 . In detail, if sgn is 1, the large vector U 1 and the small vector U 2 are V S and V S−1 , respectively. And if sgn is 0, the large vector U 1 and the small vector U 2 are V S−1 and V S , respectively. It can be inferred from this is that the subscript of vectors V S and V S−1 is associated with the section number S.
2) DUTY CYCLE CALCULATION
According to the proposed strategy, the selection orders of the large and small vectors are the opposite if the reference voltage changes only within the positive or negative halfcycles. On the one hand, the selection orders of large and small vectors are uniform in the same half-cycle. For different sections the determination of the large vector and small vector, which has a direct link to sgn, follows a variable pattern. Table 1 summarizes the relationships among the section numbers, the corresponding number of SMs in the upper/lower arms, the large and small vectors and their dwell times for the case of a five-level MMC.
When sgn is 1, in each switching period T S (= 1/f S ), the given reference voltage e a can be synthesized by using the two nearest vectors V S and V S−1 . The vector synthesis should abide by the volt-second balance law. Then the following equations can be obtained.
Substituting U 1 and U 2 into the first line of (13) derives: Similarly, when sgn is 0, the vector dwell times can be calculated as follows:
3) SWITCHING STATE DECODING Step 2, and the output signal is the combinatorial number (N Ua , N La ). Because of the equivalence of pulses, the sequence of the large and small vectors can be arranged in no particular order for each switching period. Although the amplitude of the fundamental voltage at the AC output side was not affected, the sequence of vectors needs to be properly improved to minimize harmonics and reduce switching loss [29] . Meanwhile, for the purpose of smooth transition for voltage states, only one SM per arm changes its switching state during each switching cycle. Therefore, no voltage level hopping phenomenon occurs.
In accordance with this guide line, the switching states of the MMC are generally allowed to hold at the previous vectors or switch to the adjacent vectors. In other words, multi-step jumps of the vectors should be strictly forbidden. This can restrict the unnecessary switching actions and ensure a smaller dv/dt. If a two-segment switching mode is considered, all the possible sequences of vector action are listed in Table 2 . For example, four different sequences are able to be employed in a five-level MMC.
For the sequences (a), (b), and (d), it is observed that a certain amount of multi-step jumps appear on switching states at the output end when the synthesis of the reference voltage is transited over different sections. As a result, the nonequidistant alternations on voltage vectors have the potential to cause an increase in switching frequency and dv/dt performance. However, if the sequence (c) is adopted, it is possible to ensure that the vectors are alternated evenly while the sector number S is changing over the entire linear modulation range. That is, the sequence (c) is of superior performances to the other three sequences. Combined with the above analysis, this paper further develops an optimum five-segment switching mode for the discrete-time NLM method. Fig. 6 shows the time sequence diagram of the five-segment switching mode.
The rules of the prospective voltage state allocations are as follows:
(1) The large vector U 1 and the small vector U 2 work alternately and are symmetric in a quarter of a switching period.
(2) The small vector U 2 is always the initial and final vector in the entire linear modulation range.
In regard to the above two allocation rules, the former will double the equivalent switching frequency of the MMC compared with the two-segment switching mode; the latter can make the sequences of vector action to be consistent in the entire linear modulation range.
From the aspect of operation results, the five-segments switching mode has the characteristic that at most one SM is inserted or removed in arbitrary arms when the section transition occurs. It is essentially the same as that with the two-segments switching mode.
But beyond that, in case of the switching across the zero level (i.e., between the section S/2 and the section (S + 2)/2) or the switching of different switching periods in the same section, the small vectors are linked end-to-end, and stay the same. Consequently, neither of the SMs, in theory, has to be inserted or removed for any arms.
Specifically, the switching sequence of the vectors in any switching period is sgn is 1, while that is V S → V S−1 → V S → V S−1 → V S as sgn is 0. It can be seen from Fig. 6 , as the timer marches from t m to t m+1 , the switching state decoding module returns the time-varying combination number (N Ua , N La ) as output. The combinatorial number has a fixed logical relationship with the corresponding vector. And, ultimately, the switching sequences of the combination numbers are classified in Table 3 .
4) PULSE SIGNAL SCHEDULING
The pulse signal scheduling is a functional unit which integrates a sorting based balancing approach to provide the closed-loop regulation capability for SM capacitor voltages. It generates the final pulse signals for the MMC according to the feedback variables from the main circuit during each switching period. The input signals include the arm currents i X a , SM capacitor voltages v Ca,j and the time-varying combination number (N Ua , N La ). The combinatorial number is transferred from Step 3. The output is the SM switching function S aj (j = 1 ∼ 2N ).
It should be pointed out that the redistribution actually emphasizes the amendment of the SM switching function S aj during the previous switching period. In the process of the redistribution, the current circuit states (i X a and v Ca,j ) are the determining factors, and the redistributed pulse signals are independent of the current control states of the SMs in the main circuit. Fig. 7 depicts the block diagram of the pulse signal redistribution module. The pulse signal redistribution adopts a threestage (sampling and holding, sorting, logic output) control architecture. Compared with the popular sorting method, the sorting operation unit in this work is simplified by replacing the double-sorting (ascending and descending) pattern with a single ascending pattern. The significance of this simplification lies in that the switching frequency of the discrete-time NLM method is higher than that of the conventional NLM method. In this case, the computational burden of double-sorting operation unit is some heavy for the applications of low-cost digital signal processor (DSP) with serial processing structure. The single sorting arithmetic unit can partially alleviate the running load of the controller to meet the requirements of the system processing speed and SM capacitance voltage balance.
As shown in Fig. 7 , the pulse signal redistribution modules of the upper and lower arms operate independently and their internal structures are identical. Therefore only the module of the upper arm is described in detail. The stages for the pulse signal redistribution module are as follows: 1) The arm current and capacitor voltages are sensed and discretized by sample and hold units, the sampling frequency f SOH is slightly greater than the switching frequency f S .
2) An ascend sorting operation for SM capacitor voltages is utilized to obtain the sorting results, which are expressed by the matrix Index, where Index(j) represents the sequence number of SM a,j after sorting.
3) In discrete-time domain, the arm current along with the difference value between N Ua and Index(j) are transferred to the zero-crossing comparators. The logic calculation results are the Boolean data, then immediately they are sent for a XOR logic operation. The outputs of the XOR logic gate S a,j are obtained to determine the switching state of SM a,j ultimately.
According to the aforementioned five-segment switching mode, N Ua changes twice in one switching period. Therefore the equivalent switching frequency of MMC is two times of the switching frequency f S .
V. SIMULATION RESULTS
To compare the proposed DLNLM method and the conventional NLM method presented in [18] , a three-phase MMC system shown in Fig. 1 is simulated with the time-domain simulation tool Matlab/Simulink. The reference frequency f o is set to be 60 Hz for the modulation methods. Both of the two modulation methods have the uniform sampling frequency, and the switching frequency of the DLNLM is 600 Hz. It can be worked out that the frequency-ratio f ratio of the DLNLM method is 10. The detailed simulation parameters are listed in Table 4 .
Simulation results from the MMC with the two modulation methods are given in Fig. 8 and 9 . The voltage modulation index m under different modulation methods is identical. As shown in Fig. 8 and 9 , a modulation index of 1 is selected. For Fig. 9 , the steady state voltage and current waveforms are acquired in the same order as Fig. 8 .
As shown in Fig. 9 , when the DLNLM method is applied, the line-to-line voltage is ideal multilevel voltage waveform and the output current is nearly sinusoidal.
The harmonic spectrums of the line-to-line voltage v ab and output current i a under the two different methods are shown As shown in Fig. 10(a) , the output voltage contains significant quantity of harmonics, both in high orders and low orders. The 7th and 11th order harmonics are larger than 5% of the fundamental component, which is mainly caused by the SM capacitor voltage ripples.
On the contrary, when the DLNLM method is applied, the THD under the same situation rises from 16.21% to 17.14%, as shown in Fig. 10(b) . But the low order harmonics are decreased significantly, no low order harmonic component reaches 5%, as the result of the reduced amplitude of the SM capacitor voltage ripples. Because the low order harmonics are more difficult to be filtered out, the reduction of low order harmonics has relatively more importance than the reduction of high frequency harmonics. It can be also observed from Fig. 10(b) that the centre frequency of the lowest harmonic group of the output voltage is 1.2 kHz (2f S = 2 * 600Hz). This matches well with the theoretical analysis.
The differences in power quality are also illustrated in the harmonic spectrums of output current. In Fig. 10(c) and Fig. 10(d) , the magnitudes of the output current harmonic spectrums of the DLNLM method are much smaller than that of the NLM scheme. By using the DLNLM method, the THD reaches as low as 1.06%, containing a small amount of low order harmonics, which is consistent to the harmonic spectrums of line to line voltage. In comparison with the two modulation methods, the THD of the NLM scheme is greater than that of the DLNLM method, but the amplitudes of the dominant low order harmonics are significantly higher those of the DLNLM method. Fig. 11 shows the gate signals for the upper switch of SM a,1 with the two different methods. It can be observed from the gate signals that more switching occurs when the DLNLM method is applied. The average switching number of per SM in a fundamental frequency cycle S may be calculated through the calculation of the accumulation of SM switching function S i,j during a time window t and is given by
The simulation results of switching number are summarized in Table 5 , where t = 10s. From Table 5 , it can be seen that the DLNLM has an approximately fourfold higher switching frequency than the one with the NLM. As the modulation index varies from 0.3 to 1, the fluctuation range of the average switching times with DLNLM is relatively small, and almost maintained at around 6. These results suggest that the DLNLM depends slightly on the modulation index. Fig. 12 presents the SM capacitor voltage performance of the MMC under different modulation methods. Due to the symmetry of the upper arm and lower arm, only the waveforms of SM capacitor voltages in upper arm are analyzed. Fig. 12(a) shows the waveforms of SM capacitor voltages with the conventional NLM method. Fig. 12(b) shows the waveforms of SM capacitor voltages with the proposed DLNLM method. It is clear from Fig. 12 that the SM capacitor voltages are oscillating around the value 2.5 kV (U d /N ), and the steady-state errors with the proposed DLNLM method are smaller than those with the conventional NLM method. The proposed DLNLM method is compatible with the sorting based capacitor voltage balancing techniques. It's worthy to note that there is a proper gain in the switching frequency and sampling frequency, but it offers significant performance improvement in regard of the capacitor voltage ripple reduction.
A. EXPERIMENTAL VERIFICATION
A scaled-down three-phase MMC experimental platform shown in Fig. 13 was built in the laboratory. The DC bus voltage is provided by a Sorensen SGe 330-15 high power DC power supply, and the power output is connected with two series electrolytic capacitors to obtain the neutral point for the single-phase circuit. The IXFH70N20 is used as the power switch in each SM. A dSPACE DS1103 controller was adopted to implement the control strategy and feedback signal sampling. A slave Xilinx Spartan-6 XC6SLX25 FPGA control board was applied to generate the gate signals for individual SMs. The external dead time integrated circuit Fan73832 is used to provide 1 µs delay between the gating pulses of complementary switches.
The voltage and current quantities required by the proposed control strategy were sampled every T s to calculate the switching signals for each SM in the dSPACE module. The experimental results of the conventional NLM are also presented for comparison.
For all tests, the configuration of reference frequency f o is exactly the same as the simulation to check up the correction of the theoretical analysis and the simulation results. Table 6 lists the implementation details. Fig. 14 show the experimental waveforms of the conventional NLM scheme at rated load, and the modulation index is 1. As shown in Fig. 14(a) , the phase voltage v a is a five-level staircase waveform. The waveforms of Fig. 14(b) show the SM capacitor voltages v ca,1 − v ca,4 of the upper arm in a phase. All SM capacitor voltages are nearly equal and oscillate around 50 V. Notice that slightly high voltage fluctuation occurs randomly on a certain SM, which lasts only about 1.5 seconds. Although the stability of the MMC system can be considered in the acceptable range, in a long run this may affect the output voltage waveform quality. Fig. 15 further shows the experimental waveforms of the DLNLM method at rated load, where the modulation index is also equal to 1. The phase voltage waveform has a typical five-level feature, as shown in Fig. 15(a) . From Fig. 15(b) , it is apparent that the DLNLM method has a reliable regulation capability for SM capacitor voltages. Fig. 16 summarizes the phase-to-phase voltage v ab of the experimental results in regard to the low order harmonic quantity. The magnitudes of the lowest harmonics for the two modulation methods are compared. In the range of modulation index 0.7 to 1, the percentage of fundamental for the 13th harmonic with the DLNLM method is around 5%, which is larger than that the conventional NLM scheme. In addition, the DLNLM method, when the modulation index m is segmented in linear modulation region, has significantly lower contents in all the dominant low order harmonics (beyond the above situation: 13th harmonic, 0.7 ≤ m ≤ 1).
The weighted total harmonic distortion (WTHD), which is more appropriate than THD for motor drive applications [30] , is introduced to quantify waveform distortion of the output voltage. The WTHD is defined as where V 1 and V h represent the magnitudes of the fundamental component and hth harmonic in the output voltage (v a , or v ab ), respectively. The comparisons of the conventional NLM scheme and proposed DLNLM method in terms of WTHD are shown in Fig. 17 . It can be seen that, when the modulation index m < 0.33, WTHD of the DLNLM is lower than that of the conventional NLM. While when the modulation index m > 0.37, WTHD of the DLNLM is higher than that of the conventional NLM. This is caused by the facts that a low frequency ratio is adopted (f ratio = 10) in the proposed DLNLM method and the order of the sideband harmonics in the dominant role is not high enough. Thus, the value of WTHD of the DLNLM is higher than that of the conventional NLM in most modulation index ranges. However, it should be pointed out that at low modulation index the dwell time of zero level grows longer, and therefore higher fluctuation occurs in SM capacitor voltages, which further affects the output voltage waveform quality. In coping with the above situation, the DLNLM method is more effective. That is the reason why the results of WTHD for the DLNLM method have better behavior at low modulation index (m < 0.35). 
B. CONCLUSIONS
In this paper, a switching state smooth transition based discrete-time NLM strategy is proposed for MMCs with a small quantity of SMs to operate in low frequency ratios. By applying the principle of volt-second balance, a trajectory synthesis based discrete-time NLM method of the medium-voltage MMC is developed explicitly. On this basis, a five-segment voltage state allocation guideline is designed and implemented using the smooth transition law in the discrete-time domain. This strategy could also be extended to MMCs with arbitrary number of SMs. Simulation based on Matlab/Simulink is presented. Experimental results using the proposed strategy on a scaled-down three-phase MMC are carried out to evaluate the performance and demonstrate how the desired properties have been achieved. Through the proposed strategy, the enhanced performance under the operating condition of four SMs per arm has been accomplished with f ratio of 10 in rated load status.
